



# LC<sup>2</sup>MOS Precision Mini-DIP Analog Switch

## ADG419

### FEATURES

- 44 V Supply Maximum Ratings
- V<sub>SS</sub> to V<sub>DD</sub> Analog Signal Range
- Low On Resistance (< 35 Ω)
- Ultralow Power Dissipation (< 35 μW)
- Fast Transition Time (145 ns max)
- Break-Before-Make Switching Action
- Latch-Up Proof
- Plug-In Replacement for DG419

### APPLICATIONS

- Precision Test Equipment
- Precision Instrumentation
- Battery Powered Systems
- Sample Hold Systems


### GENERAL DESCRIPTION

The ADG419 is a monolithic CMOS SPDT switch. This switch is designed on an enhanced LC<sup>2</sup>MOS process which provides low power dissipation yet gives high switching speed, low on resistance and low leakage currents.

The on resistance profile of the ADG419 is very flat over the full analog input range ensuring excellent linearity and low distortion. The part also exhibits high switching speed and high signal bandwidth. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.

Each switch of the ADG419 conducts equally well in both directions when ON and has an input signal range which extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. The ADG419 exhibits break-before-make switching action.

### FUNCTIONAL BLOCK DIAGRAM



SWITCH SHOWN FOR A  
LOGIC "1" INPUT

### PRODUCT HIGHLIGHTS

1. Extended Signal Range  
The ADG419 is fabricated on an enhanced LC<sup>2</sup>MOS, trench isolated process giving an increased signal range that extends to the supply rails.
2. Ultralow Power Dissipation
3. Low R<sub>ON</sub>
4. Trench Isolation Guards Against Latch Up  
A dielectric trench separates the P and N channel transistors thereby preventing latch-up even under severe overvoltage conditions
5. Single Supply Operation  
For applications where the analog signal is unipolar, the ADG419 can be operated from a single rail power supply. The part is fully specified with a single +12 V power supply and will remain functional with single supplies as low as +5 V.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 617/329-4700 Fax: 617/326-8703

# ADG419—SPECIFICATIONS<sup>1</sup>

**Dual Supply** ( $V_{DD} = +15 \text{ V} \pm 10\%$ ,  $V_{SS} = -15 \text{ V} \pm 10\%$ ,  $V_L = +5 \text{ V} \pm 10\%$ ,  $GND = 0 \text{ V}$ , unless otherwise noted)

Parameter	B Version +25°C		T Version +25°C		Units	Test Conditions/Comments
	-40°C to +85°C		-55°C to +125°C			
ANALOG SWITCH						
Analog Signal Range						
R <sub>ON</sub>	25	V <sub>SS</sub> to V <sub>DD</sub>	25	V <sub>SS</sub> to V <sub>DD</sub>	V	V <sub>D</sub> = ±12.5 V, I <sub>S</sub> = -10 mA
	35	45	35	45	Ω typ	V <sub>DD</sub> = +13.5 V, V <sub>SS</sub> = -13.5 V
					Ω max	
LEAKAGE CURRENTS						
Source OFF Leakage I <sub>S</sub> (OFF)	±0.1		±0.1		nA typ	V <sub>DD</sub> = +16.5 V, V <sub>SS</sub> = -16.5 V
	±0.25	±5	±0.25	±15	nA max	V <sub>D</sub> = ±15.5 V, V <sub>S</sub> = ±15.5 V;
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.1		±0.1		nA typ	Test Circuit 2
	±0.75	±5	±0.75	±30	nA max	V <sub>D</sub> = ±15.5 V, V <sub>S</sub> = ±15.5 V;
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.4		±0.4		nA typ	Test Circuit 2
	±0.75	±5	±0.75	±30	nA max	V <sub>S</sub> = V <sub>D</sub> = ±15.5 V;
						Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>			2.4	2.4	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	0.8	V max	
Input Current						
I <sub>INL</sub> or I <sub>INH</sub>			±0.005	±0.005	μA typ	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
			±0.5	±0.5	μA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>						
t <sub>TRANSITION</sub>	145	200	145	200	ns max	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF; V <sub>S1</sub> = ±10 V, V <sub>S2</sub> = ±10 V; Test Circuit 4
Break-Before-Make Time	30		30		ns typ	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF;
Delay, t <sub>D</sub>	5		5		ns min	V <sub>S1</sub> = V <sub>S2</sub> = ±10 V; Test Circuit 5
OFF Isolation	80		80		dB typ	R <sub>L</sub> = 50 Ω, f = 1 MHz; Test Circuit 6
Channel-to-Channel Crosstalk	70		70		dB typ	R <sub>L</sub> = 50 Ω, f = 1 MHz; Test Circuit 7
C <sub>S</sub> (OFF)	6		6		pF typ	f = 1 MHz
C <sub>D</sub> , C <sub>S</sub> (ON)	55		55		pF typ	f = 1 MHz
POWER REQUIREMENTS						
I <sub>DD</sub>	0.0001		0.0001		μA typ	V <sub>DD</sub> = +16.5 V, V <sub>SS</sub> = -16.5 V
	1	2.5	1	2.5	μA max	V <sub>IN</sub> = 0 V or 5 V
I <sub>SS</sub>	0.0001		0.0001		μA typ	
	1	2.5	1	2.5	μA max	
I <sub>L</sub>	0.0001		0.0001		μA typ	
	1	2.5	1	2.5	μA max	V <sub>L</sub> = +5.5 V

## NOTES

<sup>1</sup>Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C.

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

**Single Supply** ( $V_{DD} = +12 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $V_L = +5 \text{ V} \pm 10\%$ ,  $GND = 0 \text{ V}$ , unless otherwise noted)

Parameter	B Version +25°C -40°C to +85°C		T Version +25°C -55°C to +125°C		Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range $R_{ON}$	0 to $V_{DD}$ 40 60		0 to $V_{DD}$ 40 70		V $\Omega$ typ $\Omega$ max	$V_D = +3 \text{ V}, +8.5 \text{ V}, I_S = -10 \text{ mA}$ $V_{DD} = +10.8 \text{ V}$
LEAKAGE CURRENT						
Source OFF Leakage $I_S$ (OFF)	$\pm 0.1$ $\pm 0.25$	$\pm 5$	$\pm 0.1$ $\pm 0.25$	$\pm 15$	nA typ nA max	$V_{DD} = +13.2 \text{ V}$ $V_D = 12.2 \text{ V}/1 \text{ V}, V_S = 1 \text{ V}/12.2 \text{ V}$
Drain OFF Leakage $I_D$ (OFF)	$\pm 0.1$ $\pm 0.75$	$\pm 5$	$\pm 0.1$ $\pm 0.75$	$\pm 30$	nA typ nA max	$V_D = 12.2 \text{ V}/1 \text{ V}, V_S = 1 \text{ V}/12.2 \text{ V}$
Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.4$ $\pm 0.75$	$\pm 5$	$\pm 0.4$ $\pm 0.75$	$\pm 30$	nA typ nA max	$V_S = V_D = 12.2 \text{ V}/1 \text{ V}$ Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, $V_{INH}$	2.4		2.4		V min	
Input Low Voltage, $V_{INL}$	0.8		0.8		V max	
Input Current $I_{INL}$ or $I_{INH}$	$\pm 0.005$ $\pm 0.5$		$\pm 0.005$ $\pm 0.5$		$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{INL}$ or $V_{INH}$
DYNAMIC CHARACTERISTICS <sup>2</sup>						
$t_{TRANSITION}$	170	250	170	250	ns max	$R_L = 300 \Omega, C_L = 35 \text{ pF}$ $V_{S1} = 0 \text{ V}/8 \text{ V}, V_{S2} = 8 \text{ V}/0 \text{ V}$
Break-Before-Make Time Delay, $t_D$	60		60		ns typ	Test Circuit 4 $R_L = 300 \Omega, C_L = 35 \text{ pF}$ $V_{S1} = V_{S2} = +8 \text{ V}$
OFF Isolation	80		80		dB typ	Test Circuit 5 $R_L = 50 \Omega, f = 1 \text{ MHz}$
Channel-to-Channel Crosstalk	70		70		dB typ	Test Circuit 6 $R_L = 50 \Omega, f = 1 \text{ MHz}$
$C_S$ (OFF) $C_D, C_S$ (ON)	13 65		13 65		pF typ pF typ	Test Circuit 7 $f = 1 \text{ MHz}$ $f = 1 \text{ MHz}$
POWER REQUIREMENTS						
$I_{DD}$	0.0001 1	2.5	0.0001 1	2.5	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = +13.2 \text{ V}$ $V_{IN} = 0 \text{ V}$ or $5 \text{ V}$
$I_L$	0.0001 1	2.5	0.0001 1	2.5	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_L = +5.5 \text{ V}$

## NOTES

<sup>1</sup>Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C.<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.


Table I. Truth Table

Logic	Switch 1	Switch 2
0	ON	OFF
1	OFF	ON

## ORDERING GUIDE

Model	Temperature Range	Package Option*
ADG419BN	-40°C to +85°C	N-8
ADG419BR	-40°C to +85°C	SO-8
ADG419TQ	-55°C to +125°C	Q-8

\*N = Plastic DIP, Q = Cerdip, SO = 0.15" Small Outline IC (SOIC).

PIN CONFIGURATION  
DIP/SOIC

# ADG419

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

(T<sub>A</sub> = +25°C unless otherwise noted)

V <sub>DD</sub> to V <sub>SS</sub> .....	+44 V
V <sub>DD</sub> to GND .....	-0.3 V to +25 V
V <sub>SS</sub> to GND .....	+0.3 V to -25 V
V <sub>L</sub> to GND .....	-0.3 V to V <sub>DD</sub> + 0.3 V
Analog, Digital Inputs <sup>2</sup> .....	V <sub>SS</sub> - 2 V to V <sub>DD</sub> + 2 V or 30 mA, Whichever Occurs First

Continuous Current, S or D .....	30 mA
Peak Current, S or D .....	100 mA (Pulsed at 1 ms, 10% Duty Cycle Max)

### Operating Temperature Range

Industrial (B Version) .....	-40°C to +85°C
Extended (T Version) .....	-55°C to +125°C
Storage Temperature Range .....	-65°C to +150°C
Junction Temperature .....	150°C
Cerdip Package, Power Dissipation .....	600 mW

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this device features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## TERMINOLOGY

V <sub>DD</sub>	Most positive power supply potential.
V <sub>SS</sub>	Most negative power supply potential in dual supplies. In single supply applications, it may be connected to GND.
V <sub>L</sub>	Logic power supply (+5 V).
GND	Ground (0 V) reference.
S	Source terminal. May be an input or an output.
D	Drain terminal. May be an input or an output.
IN	Logic control input.
R <sub>ON</sub>	Ohmic resistance between D and S.
I <sub>S</sub> (OFF)	Source leakage current with the switch "OFF."
I <sub>D</sub> (OFF)	Drain leakage current with the switch "OFF."
I <sub>D</sub> , I <sub>S</sub> (ON)	Channel leakage current with the switch "ON."
V <sub>D</sub> (V <sub>S</sub> )	Analog voltage on terminals D, S.
C <sub>S</sub> (OFF)	"OFF" switch source capacitance.

C <sub>D</sub> , C <sub>S</sub> (ON)	"ON" switch capacitance.
t <sub>TRANSITION</sub>	Delay time between the 50% and 90% points of the digital inputs and the switch "ON" condition when switching from one address state to another.
t <sub>D</sub>	"OFF" time or "ON" time measured between the 90% points of both switches when switching from one address state to the other.
V <sub>INL</sub>	Maximum input voltage for logic "0."
V <sub>INH</sub>	Minimum input voltage for logic "1."
I <sub>INL</sub> (I <sub>INH</sub> )	Input current of the digital input.
Crosstalk	A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "OFF" channel.
I <sub>DD</sub>	Positive supply current.
I <sub>SS</sub>	Negative supply current.

$\theta_{JA}$ , Thermal Impedance .....	110°C/W
Lead Temperature, Soldering (10 sec) .....	+300°C
Plastic Package, Power Dissipation .....	400 mW
$\theta_{JA}$ , Thermal Impedance .....	100°C/W
Lead Temperature, Soldering (10 sec) .....	+260°C
SOIC Package, Power Dissipation .....	400 mW
$\theta_{JA}$ , Thermal Impedance .....	155°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec) .....	+215°C
Infrared (15 sec) .....	+220°C

### NOTE

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

**TRENCH ISOLATION**

In the ADG419, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, the result being a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode which is reverse-biased under normal operation. However, during overvoltage conditions, this diode becomes forward biased. A silicon-controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current which, in turn, leads to latch up. With trench isolation, this diode is removed, the result being a latch-up proof switch.

Trench isolation also leads to lower leakage currents. The ADG419 has a leakage current of 0.25 nA as compared with a leakage current of several nanoamperes in non-trench isolated switches.




Figure 1. Trench Isolation


**Typical Performance Graphs**

Figure 2.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ): Dual Supply Voltage











Figure 3.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ): Single Supply Voltage

# ADG419


## Typical Performance Graphs




## Test Circuits







Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage

Test Circuit 4. Transition Time,  $t_{TRANSITION}$ Test Circuit 5. Break-Before-Make Time Delay,  $t_D$ 

# ADG419



*Test Circuit 6. Off Isolation*



$$\text{CHANNEL TO CHANNEL CROSSTALK} = 20 \times \log |V_S/V_{OUT}|$$


C1926-18-6/94

*Test Circuit 7. Crosstalk*


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


### 8-Pin Plastic DIP (N-8)



### 8-Pin Cerdip (Q-8)



### 8-Pin SOIC (SO-8) (Narrow Body)



PRINTED IN U.S.A.